The read access times and the hit ratios for different caches in a memory hierarchy are as given below. [G17S2Q45]

Explanation